SN74LVC574APWT
Or copy the link below:
- Mfr.Part #
- SN74LVC574APWT
- Manufacturer
- Texas Instruments
- Package / Case
- Datasheet
- Download
- Description
- IC FF D-TYPE SNGL 8BIT 20TSSOP
- Stock
- 528
- In Stock ：
- 528
Request A Quote(RFQ)
- * Fullname:
- * Company:
- * E-Mail:
- Phone:
- Comment:
- * Quantity:
- Manufacturer :
- Texas Instruments
- Product Category :
- Flip Flops
- Product Status :
- Active
- Function :
- Standard
- Type :
- D-Type
- Max Propagation Delay @ V, Max CL :
- 6.8ns @ 3.3V, 50pF
- Supplier Device Package :
- 20-TSSOP
- Number of Elements :
- 1
- Number of Bits per Element :
- 8
- Output Type :
- Tri-State, Non-Inverted
- Trigger Type :
- Positive Edge
- Operating Temperature :
- -40°C ~ 125°C (TA)
- Clock Frequency :
- 150 MHz
- Mounting Type :
- Surface Mount
- Current - Quiescent (Iq) :
- 10 µA
- Input Capacitance :
- 4 pF
- Current - Output High, Low :
- 24mA, 24mA
- Voltage - Supply :
- 1.65V ~ 3.6V
- Datasheets
- SN74LVC574APWT
1.65V~3.6V 150MHz 8 Bit D-Type Flip Flop DUAL 74LVC574 20 Pins 10μA 74LVC Series 20-TSSOP (0.173, 4.40mm Width)
SN74LVC574APWT Overview
It is embeded in 20-TSSOP (0.173, 4.40mm Width) case. A package named Tape & Reel (TR)includes it. T flip flop uses Tri-State, Non-Invertedas the output. The trigger configured with it uses Positive Edge. It is mounted in the way of Surface Mount. The JK flip flop operates at 1.65V~3.6Vvolts. In this case, the operating temperature is -40°C~125°C TA. This logic flip flop is classified as type D-Type. In this case, it is a type of FPGA belonging to the 74LVC series. You should not exceed 150MHzin the output frequency of the device. The list contains 1 elements. During its operation, it consumes 10μA quiescent energy. There have been 20 terminations. D latch belongs to the 74LVC574 family. A voltage of 1.8V is used as the power supply for this D latch. Its input capacitance is 4pFfarads. The electronic device belongs to the LVC/LCX/Zfamily. Surface Mount mounts this electronic component. This board has 20 pins. It has a clock edge trigger type of Positive Edge. There are 8bits in this flip flop. Due to its superior flexibility, it uses 8 circuits. Considering the reliability of this T flip flop, it is well suited for TR. This D flip flop is equipped with 0 ports. As a result of its output current of 24mA, it is very flexible in terms of design. Currently, there are 3 input lines present.
SN74LVC574APWT Features
Tape & Reel (TR) package
74LVC series
20 pins
8 Bits
SN74LVC574APWT Applications
There are a lot of Texas Instruments
SN74LVC574APWT Flip Flops applications.
- Storage Registers
- Bounce elimination switch
- Data storage
- Data transfer
- Latch
- Registers
- Memory
- Frequency division
- Memory
- Event Detectors
You may place an order without registering to VESS Electronics. We strongly recommend that you log in before purchasing as you can track your order at any time.
RFQ (Request for Quotations)It is recommended to send RFQ to get the latest prices and stock availability about the part.Our sales will reply to your inquiry within 24 hours.
Payment MethodFor your convenience, we accept multiple payment methods in USD, Such as:PayPal, Credit Card, and wire transfer.
IMPORTANT NOTICEYou may place an order without registering to 1. You'll receive an order confirmations by e-mail soon . (Please remember to check the spam box if you didn't hear from us). 2. Since stock availability and prices may change at any time, the sales will reconfirm the order details and update you at soonest time.
Most of our products are shipped via FEDEX,DHL,UPS and SF EXPRESS...
Shipping CostShipping Cost starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.).If customer have shipping account, we can make shipment under customer’s shipping account with freight collect directly.
The basic freight (for package ≤0.5 KG ) depends on the time zones and countries
Once the goods are shipped, estimated delivery time depends on the shipping methods you chose. You can track it by the tracking no.
